

YEARS / ANS **CERN**

Dániel Darvas (CERN / TU Budapest)

daniel.darvas@cern.ch | darvas@mit.bme.hu

Formal verification of industrial control systems at CERN

VTSA 2014 Student Session

30/10/2014

Contains joint work of B. Fernández, E. Blanco, S. Bliudze,
J.O. Blech, J-C. Tournier, T. Bartha, A. Vörös, I. Majzik



<http://go.cern.ch/DGj7>

Context – CERN

- European Organization for Nuclear Research
- laboratory and accelerator complex for **particle physics research**
- PLCs for controlling **vacuum, cryogenics, HVAC**, etc. systems



Context – PLCs at CERN

- Programmable Logic Controllers
robust industrial computers
- 1000+ PLCs at CERN
- Common framework (UNICOS)
→ Common library of base modules



© Siemens AG 2014,
All rights reserved




Motivation for formal verification

- Human lives are not depending on PLCs

but

- **expensive equipment**
- **long-term consequences**
- **common library**
- **update is difficult**
- **long life-time of PLC programs**



Goal


- To **improve the quality** by eliminating bugs
 - Complementing automated and manual testing
- Applying **model checking** to find “**high quality**” bugs

but


- CERN is not a CS research institute
- Building on **off-the-shelf solutions**



Challenges and answers



The PLCverif tool



Eclipse-based editor for PLC programs



The PLCverif tool

The screenshot displays the PLCverif application window. The main area is titled "Verification case" and contains several sections:

- General:** Fields for ID (Demo001), Name (If A is false, C cannot be true.), and Description (If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too.). A source code dropdown is set to DemoSource.scl with a "Refresh variables" button.
- Requirement:** A section for defining the requirement.
- Advanced configuration:** A section for fine-tuning the verification.
- Verification:** A section for starting the verification, with a tool dropdown set to NuSMV.

On the right, a "Variables" panel lists instance.a, instance.b, and instance.c. The bottom status bar shows "0 items" and a table with columns for Description, Resource, Path, Location, and Type.

Defining verification cases (requirement, fine-tuning, etc.)
No model checker-related things or temporal logic expressions



The PLCverif tool

PLCverif — Verification report



Generated at Mon Jul 07 15:19:22 CEST 2014 | PLCverif v2.0.1 | (C) CERN EN-ICE-PLC | [Show/hide expert details](#)

ID:	Demo001
Name:	If A is false, C cannot be true.
Description:	If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too. The requirement is based on the documentation of the function block and the following Jira case: https://icecontrols.its.cern.ch/jira/browse/UCPC-1111
Source file:	DemoSource.scl
Requirement:	3. $A = \text{false} \ \& \ C = \text{true}$ is impossible at the end of the PLC cycle.
Result:	Not satisfied

Tool: nusmv

Total runtime (until getting the verification results): 212 ms

Total runtime (incl. visualization): 361 ms

Counterexample

	Variable	End of Cycle 1
Input	a	FALSE
Input	b	TRUE
Output	c	TRUE

Click-button verification, verification report with the analysed counterexample



Still to improve

– Big programs

- Works fine for **100-1000 LoC** (10^{200} states before reduction)
- What about **100 kLoC** ($10^{100,000}$ states before reduction)?
(many **reused modules** and a bit of code to connect them)

– Integers and time

- Works **fine for mostly Boolean programs** (with few integers/timers)
- What about having 10-100-1000-... integers?
- BDD-based NuSMV fails. What about other model checkers?

– And a blocker problem...



The Blocker Problem

“We can check if the program behave as it is supposed to behave. **But how should it behave?**”

- **The code is the authoritative specification**
 - Already long evolution (10+ years)
 - Complex code
- Big need for a **specification** method that ...
 - ... is **unambiguous, formal**.
 - ... has a **semantics** adjusted to the PLC domain.
 - ... can be **easily used by automation engineers** and by the “internal customers” without long training.
 - Ongoing research: 2014 – 2017



Summary

- First steps are made to apply FV to industrial control systems of CERN
 - Many interesting bugs were found (*with joint effort of automation engineers and formal methods people*)
- Still long way to go
 - Improving the performance
 - **Formal specification**



<http://go.cern.ch/DGj7>

References

- Borja Fernández Adiego, Dániel Darvas, Enrique Blanco Viñuela, Jean-Charles Tournier, Víctor M. González Suárez, Jan Olaf Blech: **Modelling and formal verification of timing aspects in large PLC programs.**
In: E. Boje and X. Xia (Eds.): Proc. of the 19th IFAC World Congress 2014, Cape Town, South Africa, 2014. DOI: 10.3182/20140824-6-ZA-1003.01279.
- Dániel Darvas, Borja Fernández Adiego, András Vörös, Tamás Bartha, Enrique Blanco Viñuela, Víctor M. González Suárez: **Formal verification of complex properties on PLC programs.**
In E. Ábrahám and C. Palamidessi (Eds.): Formal Techniques for Distributed Objects, Components, and Systems, Volume 8461 of Lecture Notes in Computer Science, pp. 284-299, Springer, 2014. (Presented on the FORTE 2014 conference in Berlin, Germany.) DOI: 10.1007/978-3-662-43613-4_18.
- Borja Fernández Adiego, Dániel Darvas, Jean-Charles Tournier, Enrique Blanco Viñuela, Víctor M. González Suárez: **Bringing automated model checking to PLC program development – A CERN case study.**
In J-J. Lesage et al. (Eds.): Preprints of the 12th International Workshop on Discrete Event Systems (WODES 2014), pp. 394-399, Paris, France, 05/2014. DOI: 10.3182/20140514-3-FR-4046.00051.
- Borja Fernández Adiego, Dániel Darvas, Jean-Charles Tournier, Enrique Blanco Viñuela, Jan Olaf Blech, Víctor M. González Suárez: **Automated Generation of Formal Models from ST Control Programs for Verification Purposes.**
CERN Internal Note, CERN-ACC-NOTE-2014-0037, 2014.
- Dániel Darvas, Borja Fernández Adiego, Enrique Blanco Viñuela: **Transforming PLC programs into formal models for verification purposes.**
CERN Internal Note, CERN-ACC-NOTE-2013-0040, 2013.

Visit <https://cern.ch/enice/PLC+formal+verification> for contacts and more information.



<http://go.cern.ch/DGj7>



www.cern.ch